



# **Application Note: SY7215**


High Efficiency, 15A Synchronous Step Up Regulator with Accurate Output Current Limit

## **General Description**

SY7215 develops a high efficiency synchronous Boost regulator with programmable output current limit. The device adopts adaptive constant off time and current mode control. The integrated low  $R_{DS(ON)}$  switches minimize the conduction loss.

SY7215 features cycle by cycle peak current limit, output short circuit protection and true shutdown. The device also provides enable control and power good indicator for system sequence control. Low output voltage ripple and small external inductor and capacitor size are achieved with programmable pseudo-constant frequency.

## **Ordering Information**



Ordering Number	Package type	Note
SY7215RDC	QFN4x4-18	

## Features

- Input range: 3-16V
- Programmable pseudo-constant frequency
- Low R<sub>DS(ON)</sub> internal switch Main FET: 16mΩ Rectified FET: 18mΩ Disconnection FET: 18mΩ
- True shutdown function
- Programmable output current limit
- Internal softstart limits the inrush current
- Input voltage UVLO
- Over temperature protection
- Over voltage protection
- Output short circuit protection
- Minimum on time: 100ns typical
- Minimum off time: 120ns typical
- RoHS Compliant and Halogen Free
- Compact package:QFN4x4-18

## Applications

- Power Bank
- High Power AP

## **Typical Applications**





Figure 1. Schematic Diagram

SY7215

# **Pinout (top view)**



(QFN4x4-18)

Top mark: **BDU**xyz (Device code: BDU, x=year code, y=week code, z= lot number code)

Pin Name	QFN4x4-18	Pin Description
SVIN	13	IC power supply input pin. Decouple this pin to SGND pin with 1µF ceramic cap.
SGND	14	Signal ground pin
PGND	3,4,5	Power ground pin
LX	6,7	Inductor node. Connect an inductor from power input to LX pin.
FB	18	Feedback pin. Connect to the center of resistor voltage divider to program the output $V_{1} = V_{2} = 1$
	11	voltage: V <sub>OUT</sub> =1V×(R1/R2+1)
EN	11	Enable control. Pull high to turn on the IC. Do not float.
ILIM	15	Output current limit program pin. Connect a resistor $R_{LIM}$ from this pin to SGND to
		program output current limitation threshold.
		ILIM(A)=30(V)/RLIM(k $\Omega$ )
OUT	1,9	The boost converter output pin.
BD	2,8	Connect to the Drain of internal Disconnect FET. Bypass at least 4.7uF ceramic cap to
		PGND.
BS	10	Boot-Strap pin. Supply Rectified FET's gate driver. Decouple this pin to LX with
		0.1uFceramic cap.
FS	16	Switching frequency setting pin. Connect a resistor from this pin to ground to program
		the switching frequency. $F_{SW}(kHz)=1.4\times10^6/R_{FS}(\Omega)^{0.645}$ .
PG	12	Power good indicator. Open drain output, pull low when the output < 90% of regulation
		voltage, high impendence otherwise.
COMP	17	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the
		control loop.





# SY7215

## Absolute Maximum Ratings (Note 1)

SVIN, LX, EN, ILIM, OUT, BD, BS, FS, PG, COMP	0.3V to 18V
FB	4V
BS-LX	4V
Power Dissipation, PD @ TA = 25°C QFN4x4-18	TBD
Package Thermal Resistance (Note 2)	
θ ја	TBD
θ.jc	TBD
Junction Temperature Range	40°C to 125°C
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	


# Recommended Operating Conditions (Note 3)

SVIN	3V to 16V
Junction Temperature Range	- 40°C to 125°C
Ambient Temperature Range	40°C to 85°C



SY7215

## **Block Diagram**







# SY7215

## **Electrical Characteristics**

 $(V_{IN} = 5V, V_{OUT} = 12V, I_{OUT} = 100 \text{mA}, T_A = 25^{\circ}\text{C}$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		3		16	V
Quiescent Current	I <sub>Q</sub>	V <sub>OUT</sub> =13V			200	μA
Shutdown Current	I <sub>SHDN</sub>	EN=0			5	μA
FB Leakage Current	I <sub>FB</sub>		-50		50	nA
Main N-FET RON	R <sub>DS(ON) M</sub>			16		mΩ
Rectified N-FET RON	R <sub>DS(ON) R</sub>			18		mΩ
Disconnect N-FET RON	R <sub>DS(ON)</sub> D			18		mΩ
Main N-FET Current Limit	I <sub>LIM</sub>		15			Α
Switching Frequency	F <sub>SW</sub>	$R_{FS}=390k\Omega$		300		kHz
Feedback Reference Voltage	V <sub>REF</sub>		0.985	1	1.015	V
IN UVLO Rising Threshold	V <sub>IN,UVLO</sub>				2.8	V
UVLO Hysteresis	V <sub>HYS,UVLO</sub>			0.2		V
EN Rising Threshold	$V_{ENH}$		1.5			V
EN Falling Threshold	V <sub>ENL</sub>				0.4	V
Output Voltage OVP	V <sub>OUT,OVP</sub>				41	V
	V <sub>FB,OVP</sub>			1.15		V
Output Current Limit	$V_{LIM}$			1		V
Reference Voltage						
Minimum On Time	T <sub>ON,MIN</sub>			100		ns
Minimum Off Time	T <sub>OFF,MIN</sub>			120		ns
Thermal Shutdown	T <sub>SD</sub>			150		°C
Temperature						
Thermal Shutdown	T <sub>HYS</sub>			15		°C
Hysteresis						

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Paddle of QFN4x4-18 package is the case position for  $\theta_{JC}$  measurement.


Note 3: The device is not guaranteed to function outside its operating conditions.







SY7215


# **Typical Performance Characteristics**













Time (200µs/div)



Time (2µs/div)




Time (400µs/div)







昱灿电子 www.szyucan.com




Time (4ms/div)



Time (4ms/div)



Time (2ms/div)



Time (4ms/div)


# SY7215

## **Applications Information**

Because of the high integration in SY7215, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{IN}$ , output capacitor  $C_{OUT}$ , output current limit resistor  $R_{LIM}$ , switching frequency program resistor  $R_{FS}$ , inductor L and feedback resistors ( $R_1$  and  $R_2$ ) need to be selected for the targeted applications.

#### Feedback resistor divider R1 and R2

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value between 10k and 1M is recommended for both resistors. If  $R_1$ =200k is chosen, then  $R_2$  can be calculated to be:



#### Input capacitor CIN

The ripple current through input capacitor is calculated as:

$$I_{\text{CIN}_\text{RMS}} = \frac{V_{\text{IN}} \cdot (V_{\text{OUT}} - V_{\text{IN}})}{2\sqrt{3} \cdot L \cdot F_{\text{SW}} \cdot V_{\text{OUT}}} (A)$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the VIN and PGND pin. Care should be taken to minimize the loop area formed by  $C_{IN}$ , VIN, and PGND pin. In this case a 10uF low ESR ceramic capacitor is recommended.

The SVIN capacitor must be close to the SVIN and SGND pins to minimize the potential noise problem. Care should be taken to minimize the loop area formed by  $C_{IN1}$ , and SVIN/SGND pins. In this case a 2uF low ESR ceramic is recommended.

#### **Boost Output capacitor CBD and disconnection FET Output capacitor COUT**

The Boost Output capacitor  $C_{BD}$  and disconnection FET Output capacitor  $C_{OUT}$  are selected to handle the

output ripple noise requirements. Both steady state ripple and transient requirements must be taken into account when selecting these capacitors. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 25V rating and more than 22uF capacitors.

#### **Boost inductor L**

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum average input current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{F_{SW} \times I_{OUT\_MAX} \times 40\%} (H)$$

where  $F_{SW}$  is the switching frequency and Iout\_MAX is the maximum load current.

SY7215 regulator IC is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

$$I_{SAT\_MIN} > \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{OUT\_MAX} + \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{2 \times F_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10mohm to achieve a good overall efficiency.

### Switch Frequency

The switching frequency of SY7215 in CCM can be programmed by adjusting external resistor  $R_{FS}$  connected to FS pin:

$$F_{SW}(kHz)=1.4 \times 10^6 / R_{FS}(\Omega)^{0.645}$$
.



**SY7215** 



Under light load condition, SY7215 linearly fold back the frequency, thus minimize the output ripple.

#### **Enable Operation**


Pulling the EN pin low (<0.4V) will shut down the device. During shutdown mode, Driving the EN pin high (>1.5V) will turn on the IC again.

### **Power Good Indication**

PG is an open-drain output pin. This pin will pull to ground if output voltage is lower than 90% of regulation voltage or OVP is triggered. Otherwise this pin will go to a high impedance state.

#### **External Bootstrap Cap**

This capacitor provides the gate driver voltage for internal rectifier. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.



#### **Output Current Limit**

There are two feedback loops inside the regulator. When the voltage on ILIM pin meets 1V threshold, the current feedback loop will take over and regulate the output DC current to the target value.  $ILIM(A)=30(V)/RLIM(k\Omega)$ .

### Layout Design

The layout design of SY7215 regulator is highly simplified. To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC:  $C_{IN}$ ,  $C_{BD}$ ,  $C_{OUT}$ , L,  $R_1$  and  $R_2$ .


1)It is desirable to maximize the PCB copper area connecting to PGND pin to achieve a better thermal performance and noise immunity. If the board space allowed, a designated ground plane layer is highly recommended.

 $2)C_{IN}$  must be close to SVIN and SGND pins. The loop area formed by  $C_{BD}$ , LX and PGND pins must be minimized.

3)The PCB copper area associated with LX pin must be minimized to improve the noise immunity.

4)The components  $R_1$  and  $R_2$ , and the trace connecting to the FB pin must NOT be adjacent to the LX node on the PCB layout to minimize the noise coupling to FB pin.


5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the SVIN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down  $1M\Omega$  resistor across the EN and SGND pins to prevent the noise from falsely turning on the regulator at shutdown mode.







SY7215



Notes: All dimension in MM and exclude mold flash & metal burr






SY7215

11


**Taping & Reel Specification** 

1. Taping orientation

QFN4x4



2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Reel	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	width(mm)	length(mm)	(mm)	reel
QFN4x4	12	8	13"	12.4	400	400	5000

## 3. Others: NA