



Application Note: SY8401


High Efficiency, 1.2MHz, 55V Input, 0.8A Asynchronous Step Down Regulator

General Description

The SY8401 develops a high efficiency asynchronous step down DC/DC regulator capable of delivering 0.8A output current. The IC adopts current mode adaptive constant off time control. The SY8401 operates over a wide input voltage range from 4.5V to 55V and integrates main switch with very low $R_{\rm DS(ON)}$ to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 1.2MHz switching frequency.

Ordering Information



Ordering Number	Package type	Note
SY8401ABC	SOT23-6	

Features

- Low $R_{DS(ON)}$ for Internal N-channel Power FET: $700 m\Omega$
- 4.5-55V Input Voltage Range
- 0.8A Output Current Capability
- 1.2MHz Pseudo Constant Switching Frequency
- Internal Soft-start Limits the Inrush Current
- Hic-cup Mode Output Short Circuit Protection
- EN ON/OFF Control with Accurate Threshold
- Cycle by Cycle Peak Current Limit
- 0.6V±1 % Reference Voltage
- SOT23-6 Package

Applications

- Non-Isolated Telecommunication Buck Regulator
- Secondary High Voltage Post Regulator
- Automotive Systems

Typical Applications




Figure 1. Schematic Diagram





Figure 2. Efficiency





Pinout (top view)



Top Mark: My xyz(Device code: My, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description	
BS	1	Boot-strap pin. Supply high side gate driver. Decouple this pin to the LX pin with a 0.1µF ceramic capacitor.	
GND 2 Ground pin.		Ground pin.	
FB	3	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6\times(1+R1/R2)$.	
EN	4	Enable control. Pull high to turn on. Do not leave it floating.	
IN	5	Input pin. Decouple this pin to the GND pin with at least a 1µF ceramic capac	
LX	6	Inductor pin. Connect this pin to the switching node of the inductor.	

Function Block




Figure3. Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage	60V
BS-LX	4V
All other pins	$V_{22} + 0.3V_{23}$
Power Dissipation, PD @ TA = 25°C, SOT23-6,	1 W
Package Thermal Resistance (Note 2)	
heta JA	100°C/W
θ μς	25°C/W

Junction Temperature Range	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C
Recommended Operating Conditions (Note 3)	
Supply Input Voltage	15V to 55V
Junction Temperature Range	40°C to 125°C
Ambient Temperature Range	40°C to 85°C





Electrical Characteristics

 $(V_{\rm IN}=20V,\,V_{\rm OUT}=12V,\,L=6.8\mu H,\,C_{\rm OUT}=10uF,\,T_{\rm A}=25^{\circ}C,\,I_{\rm OUT}=0.1A\,\,unless\,\,otherwise\,\,specified)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		4.5		55	V
Quiescent Current	I_Q	LX not switching		150		μA
Shutdown Current	I_{SHDN}	EN=0		5	10	μA
Feedback Reference Voltage	V_{REF}		0.594	0.6	0.606	V
FB Input Current	I_{FB}	$V_{FB}=V_{IN}$	-50		50	nA
Power FET RON	R _{DS(ON)}	, LD , IM		700		mΩ
Power FET Peak Current Limit	I _{LIM,TOP}		1.05		1.65	A
EN Rising Threshold	V_{ENH}		1.18	1.23	1.28	V
EN Falling Threshold	V_{ENL}		0.94	1	1.06	V
Input UVLO Threshold	V _{UVLO}				4.5	V
Switching Frequency	F_{SW}			1.2		MHz
Switching Frequency			-20		20	%F _{SW}
Accuracy						
Min ON Time	t_{ON}			100		ns
Min Off Time	t_{OFF}			80		ns
Soft-start Time	t_{SS}			1.4		ms
Thermal Shutdown Temperature	T_{SD}			150		°C
Thermal Shutdown Hysteresis	T _{HYS}			15		°C


Note 1: Stresses beyond "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JESD51-7. Pin 2 of SOT23-6 package is the case position for θ_{JC} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.





Typical Performance Characteristics







Time (200µs/div)













 ΔV_{OUT}

V_{LX}




Output Ripple (V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.4A)

0.5A/div

10mV/div 10V/div

Time (1µs/div)


Output Ripple $(V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.8A)$



Time (1µs/div)

Startup from V_{IN}


 $(V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.8A)$



Time (10ms/div)

Shutdown from V_{IN}


(V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.8A)



Time (4ms/div)

Startup from Enable


 $(V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.8A)$



Time (4ms/div)

Shutdown from Enable


 $(V_{IN}=24V, V_{OUT}=12V, I_{OUT}=0.8A)$



Time (4ms/div)




Short Circuit Protection



Time (20ms/div)

Short Circuit Protection

(V_{IN} =24V, V_{OUT} =12V, I_{OUT} =0.8A~Short)



Time (20ms/div)





Operation

The SY8401 develops a high efficiency asynchronous step down DC/DC regulator capable of delivering 0.8A output current. The device adopts current mode adaptive constant off time control. The SY8401 operates over a wide input voltage range from 4.5V to 55V and integrates main switch with very low R_{DS(ON)} to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with 1.2MHz switching frequency.

Applications Information

Because of the high integration in the SY8401, the application circuit based on this IC is rather simple. Only the input capacitor C_{IN} , the output capacitor C_{OUT} , the output inductor L_1 and the feedback resistors (R_1 and R_2) need to be selected for the targeted applications.

Feedback Resistor Divider R1 and R2

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R_1 and R_2 . A value between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If V_{OUT} is 1.2V, R_1 =100k Ω is chosen, then using the following equation, R_2 can be calculated to be $100k\Omega$:

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1.$$

$$0.6V_{FB}$$

$$GND$$

$$R_2$$

Input Capacitor CIN

The ripple current through the input capacitor is calculated as:

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \times \sqrt{D(1-D)} \ .$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} and IN/GND pins. In this case, a $10\mu F$ low ESR ceramic capacitor is recommended.

Output Capacitor Cout

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For most applications, a X5R or better grade ceramic capacitor larger than $22\mu F$ capacitance can work well. The capacitance derating with DC voltage must be considered.

Output Inductor L₁

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT MAX}} \times 40\%}$$

where Fsw is the switching frequency and $I_{\text{OUT},\text{MAX}}$ is the maximum load current.

The SY8401 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1 \text{-} V_{\text{OUT}}/V_{\text{IN,MAX}})}{2 \times F_{\text{SW}} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.94V) will shutdown the device. During shutdown mode, the SY8401 shutdown current drops to lower than 10μ A. Driving the EN pin high (>1.26V) will turn on the IC again.


External Bootstrap Capacitor

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR





ceramic capacitor connected between the BS pin and the LX pin is recommended.



Load Transient Considerations

The SY8401 integrates the compensation components to achieve good stability and fast transient responses. In some application, adding a 22pF ceramic capacitor in parallel with R_1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

Layout Design

The layout design of the SY8401 is relatively simple. For the best efficiency and minimum noise problem, the following components should be placed close to the IC: C_{IN} , L_1 , D_1 , R_1 and R_2 .

- It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane is highly desirable.
- 2) C_{IN} must be close to the IN and GND pins. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 4) The components R₁ and R₂ and the trace connecting to the FB pin must NOT be adjacent to the LX node on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down $1M\Omega$ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.






Figure 4. PCB Layout Suggestion




SOT23-6 Package Outline & PCB layout






Recommended Pad Layout







Notes: All dimension in millimeter and exclude mold flash & metal burr.


AN_SY8401 Rev. 0.9



Taping & Reel Specification


1. Taping orientation

SOT23-6



Feeding direction ----

2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-6	8	4	7''	280	160	3000

3. Others: NA

AN_SY8401 Rev. 0.9